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In order to achieve both driver and display capability for a number of display devices, 
TFT has attracted attention, model calculations are therefore presented for the grain 
boundary barrier height, in a polysilicon TFT considering the charge neutrality 
between the intrinsic free carriers and the grain boundary trap states. The formation 
of the potential barrier at a grain boundary is considered due to the trapping of 
carriers at the localized grain boundary trap states. The trapped charges, influenced 
by the gate bias voltage and the trapping states density, in turn, have been taken to 
deplete free carriers near the grain boundary in a device such as polysilicon TFT. The 
present predictions reveal that the barrier height diversely depends on the gate source 
voltage (VGS) of a TFT along with other crystal parameter. Finally to obtain the 
transconductance, the contributions of transverse and longitudinal grain boundary 
resistances are incorporated in the I-V characteristics of a TFT. For all values of 
grain size, the transconductance of the device is seen to increase initially with the 
gate voltage (VGS) which finally appears to be saturated. The dependence of the 
transconductance on grain size and drain voltage has been thoroughly explored. Good 
agreement with experimental results is achieved. 
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1. INTRODUCTIONS 
 
Because of recent applications of high speed pixel switching devices in 
active matrix liquid crystal displays (AMLCDs), polycrystalline silicon thin 
film transistors (TFT) are receiving significant attention. The 
miniaturization of poly-Si TFTs is being pursued in order to improve the 
aperture ratio and the high performance of the devices. Accordingly the 
device simulation of poly-Si TFT is playing an important role in predicting 
and analyzing the device characteristics. Poly-Si TFT is the most promising 
display for PMP (personal multimedia player) and CNS (car navigation 
system) because of higher resolution, lower power consumption smaller 
module size and higher module durability [1]. Polysilicon material consists 
of silicon crystallites (grains) separated by grain boundaries which are the 
regions with high density of trap states and cause the performance 
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degradation of the device. The grain boundary effects can be reduced either 
by passivating the dangling silicon bonds at the grain boundary states in the 
film or by enhancing the grain size thereby reducing the number of grain 
boundaries present with the active channel of the TFT device [2]. Many 
technologies have been applied to improve the performance of polysilicon 
TFT through grain enlargement and reduction of the grain boundary and the 
intra grain defect densities. In polysilicon films the defects are mainly 
located at grain boundaries. In the polycrystalline material the formation of 
a potential barrier at a grain boundary is due to fact that carriers are 
trapped at the localized grain boundary states and these trapped charges 
deplete free carries near the grain boundaries. In a polysilicon TFT the 
trapped charge is influenced by the gate bias and the trapping states at the 
grain boundaries. For circuit integration, it is essential to miniaturize the 
dimension of poly-Si TFT to meet the requirement and challenges of higher 
circuit density and higher driver current. The carrier trapping model is 
used, as the basis, for the explanation of conduction mechanism in the poly-
Si films [3, 4]. In this model, a potential barrier is considered to be formed 
by trapping the free carriers at the trap states located at the grain 
boundaries. As a consequence, the boundary becomes negatively charged and 
a positively charged depletion region forms both the sides of the boundary. 
To satisfy charge neutrality this results in the bending of energy bands thus 
forming a potential barrier at the grain boundary. 
 
2. THEORY 
 
The material of polycrystalline silicon TFT is considered to be composed of a 
large number of identical crystallites with square cross section of size Lg. 
When such a TFT is appropriately biased to allow the carrier transport 
through the semiconductor material on the substrate, a potential barrier is 
created at each grain boundary. The formation of the potential barrier at the 
grain boundaries is due to the trapping of the carriers at the localized grain 
boundary states. 
 
 
 
 
 
Fig. 1 – Schematic diagram of polysilicon TFT (a), Energy band diagram of poly-
crystalline silicon (b), one dimensional grain structure (c)  
 
 The trapped charge carriers deplete the free carrier region near the grain 
boundaries and are influenced by the gate bias. In order to express the 
dependence of barrier height ( B) on the gate voltage (VGS), the following 
assumptions are made: 
 The crystallites (bulk grain) are partially depleted.  
 The traps are assumed to be initially neutral and become charged by 
trapping carriers.  
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 The induced free charge by the gate voltage is treated as an effective 
doping level. 
 The traps are filled below the Fermi level.  
 In the case of high gate voltage when the grains are not fully depleted, 
the overall charge neutrality condition [5] Qsc + Qt  0 is used to calculate 
the grain boundary barrier height (ψB). This means that the space charge 
density (Qsc) in the depletion region of the grain is compensated by the 
trapped charge density (Qt) at the grain boundary trap states. One 
dimensional Poisson’s equation is 
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The charge density per unit volume of semiconductor s   – qNA, q is the 
charge of carrier, s is the dielectric permittivity and NA is the acceptor 
impurity concentration. Taking W to be the grain boundary depletion width, 
the surface potential (ψs) is obtained as  
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Employing the simple criterion that the charges in the inversion layer 
become significant when the electron concentration at the surface is equal to 
the substrate impurity concentration, the barrier height is easily obtained as 
 
 
 
Fig. 2 – Bending of a semiconductor bands at the onset of strong inversion. The 
surface potential twice the value of ψB in the neutral p material 
 
 ln   AB
i
NKT
q n
 (3) 
 
The intrinsic carrier concentration is ni  NA exp (– qψB/KT) where KT is 
the thermal energy.  
 Further since ψs  2ψB (Fig. 2) [6], one can write 
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The charge per unit area in the semiconductor is Qs  – qNAWM, where WM 
is the maximum width of the surface depletion region. 
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The applied voltage must be larger enough to create this depletion charge 
and the surface potential. The threshold voltage required for strong 
inversion 
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COX is the gate oxide capacitance per unit area.  
Assuming the partially depleted grains the potential barrier height is given 
by [7] 
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where NT is the trap state density and N is the gate induced electron 
concentration given by [8] 
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where tsi is the inversion layer thickness and VG is the gate voltage. 
The grain boundary potential barrier ( B) is expressed as   
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The dependence of barrier height ( B) on the grain size is predicted through 
the relationship [7, 9] –0.363 10[35 2.55 ] 10
T g
N L
 
per cm2. 
Now turning to the transport of carriers through the transverse and 
longitudinal, in an array of square grains the current prefers two conduction 
paths. Along the grain boundaries or through the grains and across grain 
boundaries. For such conduction paths total channel resistance Rch   is a 
combination of two resistances Rch   and Rch||. Rch   denotes the resistance of 
the interior grain and grain boundary regions and Rch|| denotes the resistance 
of the longitudinal grain boundaries. Because of the current flowing through 
the channel in two parallel paths (through transverse and longitudinal grain 
boundaries) the effective resistance becomes [10-13]. 
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Z corresponds to channel width, L corresponds to channel length, eff is the 
effective mobility and Qinv is the charge density in inversion layer. 
The values of Rch   and Rch|| are given as   
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Throughout the text the indices g and gb will be referred to the intra grain 
and grain boundary region respectively. m, n are the grains within the 
channel width and within the channel, w is the width of the depletion region 
at the grain boundary, Lg is the average intra grain length (grain size), Lgb is 
the average grain boundary length, g  is the mobility for a carrier passing 
through grain interiors and gb is the mobility for a carrier passing along 
grain boundaries. 
 Now substituting the values of Rch  and Rch|| the effective mobility [14] 
eff is expressed as 
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Now putting the value of eff in standard drain current equation we get 
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This is the final equation to interperate the dependence of drain current (ID) 
on the gate voltage (VG). Here VD is the drain voltage. The transconductance 
(gm) is then obtained by the ratio of drain current to the gate voltage as 
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3. RESULT AND DISCUSSION 
 
The standard values of parameters taken for the present computations are  
tSi   4 nm, Cox  354 F and VT  1 V. The increase of trap state density 
(NT), increases the potential barrier height ( B) at the grain boundary over 
the entire range of gate voltage. The effect is found to be more pronounced 
for lower values of grain source voltage (VGS) while the values of barrier 
height ( B) is observed to saturate for higher VGS. The computed values 
have been compared with the experimental results of Argyrios T. Hatzo-
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poulos and C.A. Dimitriadis [15]. A reasonably good agreement is predicted. 
The computed variations of grain boundary potential barrier height ( B) as a 
function of the gate source voltage (VGS) for different values of trapping 
states density (NT) and grain size (Lg) for a polycrystalline silicon thin film 
transistor have been presented in Fig. 3a and b. It is observed that the 
barrier height diversely depends on calculating parameters such as the 
density of trap states (NT) and the grain size (Lg). In the region of low gate 
voltage, the barrier height ( B) slightly increases with increase in gate 
source voltage reaches a maximum and thereafter decreases and finally 
approaches almost saturation for all grain sizes. 
 The present predictions show that the current transport mechanism is 
controlled by the gate voltage. The grain boundaries are seen to influence 
the effective carrier mobility and hence the drain current (ID). At lower 
values of gate voltage, the longitudinal grain boundaries do obstruct the 
  
Fig. 3 – Variation of GB barrier height with gate voltage, for different values of trap 
state density (a). Variation of GB barrier height with gate voltage, for different 
values of grain size with gate source voltage (b) 
 
current mechanism while at higher values of the same, the transverse grain 
boundaries has larger impact to the current flow. It may be due to the 
reduction of the potential barrier at the grain boundaries. As the gate 
voltage increases the longitudinal grain boundaries are observed to have no 
effect on the transfer characteristics of the TFT because the carriers are 
expected to follow the path of low resistance offered by the bulk grain and 
the transverse grain boundaries with reduced barrier height [15]. 
 Quantitative comparisons of measured current with the experimental 
results establish a good evidence for the validation of our model. The 
exponential growth of the drain current (ID) as shown in Fig. 4a and b is 
observed to be in good agreement with the experimental observations  
[16-20]. The saturation in drain current may be explained as due to the 
saturation of grain boundary trap states and there being no change in 
barrier height when the gate voltage is increased [16]. The transconductance of 
 
a 
 
b 
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Fig. 4 – Effective carrier mobility of polysilicon TFT against gate bias voltage (Vg) for 
gate width Z  10 m and gate length L  10 m (a). Transfer characteristics of a 
polysilicon TFT for gate width Z  10 m and gate length L  10 m at drain voltage 
VD  0.1 V (b) 
    
 
Fig. 5 – Variation of transconductance with gate voltage for different values of   
gain sizes (Lg) (a). Variation of transconductance with gate voltage for different 
drain voltage (VD) (b) 
 
polycrystalline silicon TFT is seen to be influenced by the grain size. This 
may be because of the change in the number of grain boundaries over a 
given length of channel and hence the number of potential barriers obstruct-
ting the carrier flow. For all values of grain size, the transconductance of 
the device initially increases with the gate-source voltage (VGS) and finally 
appears to be saturated as depicted in Fig. 5a. The dependence of the 
transconductance on drain voltage (VD) is shown in Fig. 5b. It may thus be 
concluded that to have large value of transconductance one should optimize 
the large grain polysilicon TFT technology. It is apparent from the results 
that a large grain size leads to better device performance. This results in 
high value of transconductance which is good for device performance. 
 
 Experimental data 
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b 
 
 Experimental data 
 
a b 
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